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The Researchers
started in mid 2000 by Sony Toshiba and IBM
Sony has PS2 arch - needs chip for PS3
Toshiba has memory experience - needs Chips for HDTV
IBM has technical knowledge in processor manufacturing
billions of dollars have been invested
⇒ high throughput multi purpose processor
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Known Problems to Overcome
memory latency/bandwidth gap
instruction latency gap (control logic)
old fashioned x86 arch
hardware architecture other than ISA
implicit mem hierarchy (caching)
longest path (clock speed)
what to do with millions of transistors (Moores Law)
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Where are all these Transistors?
Superscalar Architecture/Tomasulo
Speculative/OOO Processing
Hyper/Deep Pipelining
Virtual Memory/Caches
. . . and did it pay off? ⇒ partially
because:
High Throughput, Clock Speed→ Pipelining
Hide Pipelining Effects→ Speculative Execution . . .
⇒ doubling # Transistors increases Performance by 1.4 (P.
Gelsinger, Intel)
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So what? Loosing 30% every 18 Months?
⇒ no! - introduce explicit parallelism
Multi Core
Vector Processing
SIMD (cmp. Altivec, MMX, SSE . . . )
more Registers
explicit SRAM
GPU parallelism
...
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From x86 to the future ... ?
RISC design
in order CPU (no OOO)
SoC design (different cores)
heterogeneous Multiprocessing
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1st Patent - Ken Kutaragi (Sony,1999)
cell = software or hardware cell
software cell = program + data
hardware cell = execution logic + local memory
hardware cells process software cells
no fixed architecture (network distribution)
cell computer is created ad-hoc (multiple devices)
floating software cells
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Heterogeneous Multiprocessing - 9 Core Processor
SPU - Synergistic Processing Unit
MFC - Memory Flow Controller
SPE - Synergistic Processing Element (=SPU+MFC)
PPE - PowerPC Processing Element
1PPE + 8 SPEs = Cell Processor
9 full blown CPUs
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The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
connected via EIB - Element Interconnection Bus
FlexIO - IO/Processor Interconnect (BIC)
MIC - dual port XDR Memory Interface
hardware DRM :-(
interrupt controller routes only to PPE
effective NoC (Network on Chip)
⇒ single precision 256 GFlops peak (FMADD)
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source & copyright: IBM
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First Prototype
90nm SOI, 8 copper layers
241 Mill. Transistors, 235mm2 (Rev. DD2)
60-80 W (prototype)
only 6-7 SPEs enabled (manufacturing errors)
IBMs virtualization technology
1.1V, >4GHz
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dual-threaded (SMT) 64 bit Power Architecture
includes VMX (aka Altivec) ISA
simple architecture, only in-order execution
super-scalar with deep 2-way pipeline (>20)
2 instructions issued per cycle
32kB+32kB L1, 512 kB L2 Cache
supports virtualization→ logical partitioning (memory, I/O,
time)
simplified Power Architecture
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Introduction
The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
Outline
1 The Vision
2 The Cell Architecture
Introduction
The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
3 Cell Programming
4 Summary & Conclusion
Cell Applications
Conclusion
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Introduction
The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Introduction
The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
PPE EIB
MIC
XDR XDR
FlexIO SPE SPE SPE SPE
SPE SPE SPE SPE
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Introduction
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The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
fully blown vector CPUs with own RAM
ISA: not VMX compatible!
ISA: 32 bit fixed length
21 Mill transistors (14 Mill SRAM, 7 Mill logic)
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no branch prediction or scheduling logic (software)
two independent short and simple pipes
can issue two instructions in parallel
one memory and one SIMD computation
strictly in order
instructions work with 128 bit combound data
4 SP FP per cycle (not fully IEEE754 compliant - 32GFlops
(FMADD))
slow DP arithmetic (fully IEEE754 - 3-4GFlops)
4 INT per cycle (16 GOps)
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256kB Local Storage
Instruction Fetch
2-way issue
Data Path
Even
-4xSP/2xDP FP
-4xINT
-128bit logical
-Byte ops
Odd
-Load/Store
-Branch
-Branch hints 128
REGs
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Introduction
The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
256kB local storage (LS) memory
accessable in 128bit lines
128 128bit registers (2 cycles latency)
registers are layered (hold all data types)
no virtual memory, no coherency
no processing in main memory
DMA to move data between LS and main memory
MFC connects to EIB, acts like MMU + synch
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Programming
typically user level threads at SPE
IDL supports RPC programming
assembler or C/C++ Programming
C/C++ intrinsics + vector datatypes
no access to system control (page table)
LS unprotected and untranslated
Load/Store Architecture
MFC DMA + SPU support overlapping
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Opteron: 3GHz, 2 FP/cycle, 114mm2 - SPE: 4GHz, 4 SP
FP/cycle, 15mm2
source & copyright: AMD
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four 128 bit wide concentric rings
optimized for 1024 bit blocks
96 byte/cycle
buffered point-to-point ring (cmp. SCI)
SPE buffers and routes
scalable (more SPEs increase latency)
guaranteed bandwidth of 1/# devices
→ Real Time capable
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12 uni-directional byte-wide lanes
96 pairs in the whole
6.4 GB/s per lane (76.8 GB/s in the whole)
7 lanes (44.8 GB/s) out, 5 lanes (32 GB/s) in
coherent (cc-NUMA) and non coherent links
also used as processor interconnect (cmp. HT)
connect two processors glueless
needs switch for more
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The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
two channel Rambus XDR Memory - 25.2 GB/s
ECC protected (why?)
PPE/SPE have conventional protection system to access
main memory (cmp. MMU)
PPE/SPE use virtual addresses
no cache→ moved to software
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no abstraction layer like x86
difficult programming and optimization
same problems as for Multi-Core or SMPs
direct programming of SPEs, 256kB storage + 128 Regs
no need for assembly - but it is available :)
programmable in C/C++
SPEs are allocated in software
SPE virtualization by OS? (more SPE tasks than SPEs)
PPE code must only be PPC970
→ Linux already running
SPE code must be self-contained
autovectorizing Compiler from IBM: Octopiler
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Programming Models:
Job Queue
Self Multitasking SPE
Stream Processing
Software Managed Cache
MPI?
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Gaming ... PS3
only 3.2 GHz
only 7 SPEs (?)
preinstalled Linux (?)
Server ... Mercury Cell blades
2 Cell Processors
8 SPEs
Linux
??? ... find it :)
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Cell Applications
Conclusion
Outline
1 The Vision
2 The Cell Architecture
Introduction
The PowerPC Processing Element (PPE)
The Synergistic Processing Element (SPE)
The Element Interconnect Bus (EIB)
The I/O Interconnect - FlexIO
The Memory Interface Controller (MIC)
3 Cell Programming
4 Summary & Conclusion
Cell Applications
Conclusion
Torsten Höer Department of Computer Science TU Chemnitz The Cell Processor
The Vision
The Cell Architecture
Cell Programming
Summary & Conclusion
Cell Applications
Conclusion
general purpose Power CPU with 8 vector processors
(SPEs)
RISC approach - moving functionality to software
→ more complicated compiler (cmp. VLIW)
very fast I/O System coupled with task distribution
14116 Cells (1434 SP) to beat BlueGene/L (131072 procs)
Realtime capabilities because of independent SPE
intended to be the standard of tomorrow
(hopefully) integrated in PS3 and Toshiba TVs (hdtv) in
2006
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Resources / Additional Information:
http://www.research.scea.com/research/html/CellGDC05/
http://www.blachford.info/computer/Cells/Cell0.html
http://www.research.ibm.com/cell/
http://www.cell-industries.com/
http://www-
306.ibm.com/chips/techlib/techlib.nsf/products/Cell
http://www-128.ibm.com/developerworks/power/cell/
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Let the Cells glow!
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